CAD Optimization Technique in Reconfigurable Computing System using Hybrid Architecture

نویسندگان

  • Sunil Kr. Singh
  • R. K. Singh
  • M. P. S. Bhatia
  • Alireza Kaviani
  • Christophe Bobda
  • Li-Guang Chen
  • Kan-Wen Wang
  • Scott Hauck
  • Andre DeHon
چکیده

Design automation or computer-aided design (CAD) for reconfigurable computing system is giving a new concept of research and development in system design for present and future technological environment. The basic ability of reconfigurable computing is to perform computations in hardware to increase performance, while retaining the flexibility of application software. The purpose of this paper is to meet the demand of a suitable design flow for a reconfigurable computing system using Hybrids architecture. The two main types of programmable logic devices, fieldprogrammable gate arrays (FPGA) based on LUTs technology and complex programmable logic device (CPLD) based on PLAs technology. They are both widely used and each contributing particular strengths in the area of reconfigurable system design. In this paper, we try to propose computer-aided design (CAD) optimization technique for Hybrid Reconfigurable Computing Architecture (HRCA), which combines FPGAs and CPLDs. The basis of the HRCA is that some parts of digital circuits are well-suited for execution with LUTs, but other parts help more from the PLAs structures. The new architecture HRCA offers significant savings in total logic area comparison with an architecture containing only LUTs. It also offers some improvements in speed performance. This paper focuses on suitable optimization techniques and design flow that will cover all major steps in system design which includes: routing and placement, circuit clustering, technology mapping and architecture-specific optimization, physical synthesis, RT-level and behaviour-level synthesis.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Implementation of VlSI Based Image Compression Approach on Reconfigurable Computing System - A Survey

Image data require huge amounts of disk space and large bandwidths for transmission. Hence, imagecompression is necessary to reduce the amount of data required to represent a digital image. Thereforean efficient technique for image compression is highly pushed to demand. Although, lots of compressiontechniques are available, but the technique which is faster, memory efficient and simple, surely...

متن کامل

Performance Evaluation of Hybrid Reconfigurable Computing Architecture over Symmetrical FPGA

For last few decades, reconfigurable devices have been extensively used in digital systems. Reconfigurable computing using FPGA devices provide a method to utilize the available logic resources on the chip for various computations. The basic ability of reconfigurable computing is to perform computations in hardware to increase performance, while retaining the flexibility of application software...

متن کامل

Analysis of Technology Mapping Algorithm for Logic optimization of Symmetrical FPGA Architecture through Hybrid LUTs/PLAs

Reconfigurable computing using Field Programmable Devices (FPD) provides a method to utilize the available logic resources on the chip for various computations. The basic ability of reconfigurable computing is to perform computations in hardware to increase performance, while retaining the flexibility of application software. The purpose of this paper is to analysis the effect of technology map...

متن کامل

A hardware Memetic accelerator for VLSI circuit partitioning

During the last decade, the complexity and size of circuits have been rapidly increasing, placing a stressing demand on industry for faster and more efficient CAD tools for VLSI circuit layout. One major problem is the computational requirements for optimizing the place and route operations of a VLSI circuit. Thus, this paper investigates the feasibility of using reconfigurable computing platfo...

متن کامل

A Reconfigurable Computing Multiple Processor Framework with Hybrid Pipeline Scheduling

This paper presents a framework for a reconfigurable computing system, consisting of cohesive hardware and software architectures. The framework allows customization of the hardware and software to fit a class of applications, while narrowing the design space to a manageable set of design parameters. The framework features a novel hybrid static and dynamic pipeline scheduling technique, which d...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2011